



## Low Power and High Performance DF Futilizing by Self-Controllable Voltage Level Circuit

**Ashirwad Pandey**

Research Scholar M. Tech.

ITM University

Gwalior (M.P.), [INDIA]

Email: [ashirwadpandey348@gmail.com](mailto:ashirwadpandey348@gmail.com)

**Shyam Akashe**

Professor

Department of Electronics and Communication

ITM University

Gwalior (M.P.), [INDIA]

Email: [shyam.akashe@itmuniversity.ac.in](mailto:shyam.akashe@itmuniversity.ac.in)

**Abstract**—D flip flops are broadly utilized as a part of simple, advanced further more mixed signal systems. DF Fare primary preferred to recognize particular flat surface, shift registers and diverse circular path. One important result of Complementary metal–oxide–semiconductor equipment is leakage strength. To decreasing power usage and to enhance activity moment of power source, the voltage provided for the circular paths of standby mode ought to be decreased. These papers offer another D flip flops to arrange for which utilizes Self-Controllable Voltage Level system. With a specific end goal to decrease control utilization because to leakage currents in standby mode. In like manner the suggested setup utilizes lesser no. of clock transistors, in this way decrease the progressive power use and also postpone contrasted with existing design Proposed configuration has low power utilization when contrasted with previous works, for example, power, leakage power; in correlation with actual DFF plan. Together actual plan and suggested model are reproduced by Cadence Virtuoso tool for 45nm technology.

**Keywords:**— SVL performance, Leakage voltage, Leakage current, power, flip flop

### 1. INTRODUCTION

Flip flops are bi-stable components are fundamentally utilized as one bit memory cells. Which by and large example its input data consistently at whatever point a power input happens otherwise on a appropriate period with limits described in period of a CLK signal. D flip flops stock an appropriate input design and get ready by the various components of cutting advanced circuits to gain convoluted limits. A customary positive edge activated DFF in which well sets- well resets NAND gate situated latch is utilized for acknowledging DFF alongside the inverter. Here D is the input connected to the well sets input of well sets- well resets based latches and it supplement is connected to the well resets input.  $Q_1$  is the deferred type of D, going about as the output with  $Q_1$  as supplement together  $Q_1$  is in like manner available The recognizing of input data is achieved by well set-well reset positioned latch includes of 2 short connect related NAND gate worked in dynamic lesser approach all of the NAND gate contains two PMOS and two NMOS transistors while the inverter has to need one PMOS and one NMOS transistors to execute its coherent proceeding so in supreme nine transistors are utilized by and large to actualize the Delay flip flop. In any case, current traveling through broken transistors in the FF pattern can limit the right move of the data input signal from contribution to the circular path of its output

besides eating up generous measure of power from the provide as the amount of dynamic transistor in the traditional specific point activated DFF is considerable in digits. The short connect input partition which is accessible to flip flops setup explanations basic measure of delay on account of which the practical acceleration gets decreased and achieve an extension to power uses. Control uses are required to get diminished basically to enhance flip flops execution. Which includes nine transistors yet at the same time the information way is significantly bigger which prompts to build the delay of the FF besides explanations the inadmissible exchanging activity at the interior nodes [1]. The output of contained oscillation activated Flip Flop modification when there is an overhang amongst clock and clock bar. In the midst of that particular minute both the clock and clock bars will be high for a brief span. Numerous Threshold methods and self controllable voltage level circular path can be profitably associated with get lesser strength. Total the Flip Flop specified over are D-FF. D-FF is extensively utilized. They are furthermore christened" data" or "delay" FFs. This FF gets estimation of the input at an unmistakable bit of the CLK [2]. They got regard gives the  $Q_1$  output. At various times,  $Q_1$  stays unaltered.

## 2. D FLIP FLOP

Flip flop are the fundamental building blocks of every single consecutive circuit. We utilize consecutive system in advanced signal processors and numerous programmed management system and so forth. In the rising nanotechnology creation lesser power patterns are incredibly necessary. In the nanotechnology leakage power will be an extraordinary issue in light of the shortage of channel length. It may summon progressive power as well. Because there is unmistakably a use toward lessen leakage power however large amount as could be normal.




Figure 1. D Flip Flop

At this time we have planned a methodology to lessen leakage power usage in CLK circular paths such as FF in standby mode furthermore progressive's powers to decrease becoming a few quantities. We have taken DFF for instance to light up the utilization of the new strategy and execution examination is made with the current pattern [3]. Regardless of the way that we utilized DFF as case, this procedure is suitable for any timed FF to reduced leakage power also and moreover to acceleration the execution. We have diminished the quantity of CLK transistors in the FF setup separated from surviving plan, which supports in accelerating the execution of the FF. Lessening in number of CLK transistors in like manner commits a small in reducing dynamic power use.[4] The flip-flops are basic memory storage elements in digital circuits that store one bit information. This section presents the three different design style of CMOS technology which is utilized to execute the D flip-flops circuits. These proposed circuits are combined pair of master and slave D latch circuit.




Figure 2. Delay Flip Flop Design

## 2.1. Truth Table

D	CLK	Q	Q'
0	0	Q	Q'
0	1	Q	Q'
1	0	0	1
1	1	1	0

Figure 3 Truth table of d Flip Flop

## 2.2. Proposed Design

The wide use of utilization logic and memory storage systems in modern electronics results in the implementation of low power and high speed design of fundamental memory components. One of the most important basic memory elements is the D flip-flop (DFF). [5] Be to show CLK and CLK. Here SVL Technique is used pull up and pull down network. Figure 2. Be show by one PMOS and one NMOS is parallel connected in pull up and pull down network. 1 is strong and 0 weak in pull up network CMOS integrated circuit that sustains switch function, efficient design and rationale decrease. PMOS and NMOS transistors are utilized to actualize this strong state switch. SVL technique utilized by d flip flop on to the point when the load circuits are in dynamic mode, the SVL circuit supplies the most outrageous DC voltages to ( $V_{dc}$ ) them through switches that are turn ON. Along these load circuits can work rapidly [6]. By and large when the load circuits are in standby mode, it supplies somewhat to bring down V and for the most part greater V to them through "ON SL", so the drain source voltages of the "off MOSFETs in the cases and  $V_{sub}$  diminishes. So  $V_{th}$  extends hence sub limits in this way sub threshold current declines. It occurs to reduction of power in fixed level ( $P_{st}$ ) though data are held and noise invulnerability will be high. The measure of gate leakage current has extended bit by bit and is probably going to wind up unmistakably like or shockingly better than the sub threshold leakage for approaching CMOS gadgets. This has been planned to reduction sub-threshold leakage from SRAM cells of the of the different methodologies

utilize a self controllable switch to dynamic mode which allows complete supply voltage to be associated as well as reduced supply voltage has every one of the reserves of being fit for decreasing gate leakage currents too

## 2.3. Self Controllable Voltage Level Procedure (SVL)

Self controllable voltage level system is utilized to diminish leakage power in CLK systems [7] Flip Flop amid standby method of procedure i.e. when  $CLK = 0$ . SELF CONTROLLABLE VOLTAGE LEVEL system utilizes a PMOS, an NMOS transistor in parallel connected pull-up net and likewise pull-down net as appeared in the Figure 2.  $P_{SL1}$  And  $N_{SL1}$  is associated with supplement of CLK signal and  $P_{SL2}$  and  $N_{SL2}$  is associated with CLK. This strategy to diminish leakage [8] strength uses a CLK signal as the restraint signal to restraint supplies voltage to DFF. Consequently the name SVL system is supported. A Self Controllable Voltage Level circular path be able to provide a biggest DC voltage to a dynamic load circular path or will diminish the direct current voltage provided for a load circular path of standby mode.

## 2.4. Architecture of the DFF Applying Self Controllable Voltage Level Procedure

In the planned FF 1 bit is put away by lone CLK transistor in this way the CLK active burden is decreased basically from correlation with 9 transistors D Flip Flop where 4CLK transistors were utilized. The Figure 3 exhibits D Flip Flop (5T) circuit contains of 5 transistors with decreased basic path as the output seems to get up to speed the input at whatever indicate a below to elevated move happens on a clock signal and additionally, holds the equivalent till one more below to elevated clock signal edge appears so it is christened as single [9] activated D Flip Flop. The cell examined in this section of the paper is a D Flip-Flop made of 24 transistors like those utilized as a part of integrated circuits and based on a basic architecture using two latches: a master latch and a slave one. There is no reset in that structure in order to simplify

the studies by minimizing the number of transistors. Indeed, basically a D Flip-Flop requires several stages: inverting input buffers, two latches, output buffers, clock inverters and asynchronous reset signal. Note that this standalone Flip-flop is embedded in a test chip designed in a CMOS 40nm process. SVL technique is also known as self voltage level in this technique pull-up and pull-down network are being used in pull-up network PMOS and NMOS transistor are parallel connected and same confirmation of parallel connected PMOS and NMOS transistor are used in pull-down network D Flip Flop implemented utilizing this technique is analyzed in this work however SVL technique gives optimized performance the D flip flop configuration utilizing self voltage level procedure. The DFF is executed utilizing 5 transistors, 2 PMOS and 3 NMOS transistors.

**(A) PROCESS 1: CLK = 1(DYNAMIC MODE)**

$P_{SL1}$  is start,  $N_{SL2}$  is start,  $P_{SL2}$  is close,  $N_{SL1}$  is close. DFF is associated with  $V_{DD}$  and land surface for ordinary Circular path procedure

If  $D_{in}=0$ ,  $P_1$ ,  $N_1$ ,  $N_3$  are start and  $P_2$ ,  $N_2$ , are close, attaching  $Q_1$  to associating i.e.  $Q_1=0$

On the close chance that  $D_{in}=1$ ,  $P_1$ ,  $N_3$  are  $P_1$  in  $N_2$  close case and  $N_1$ ,  $N_2$ ,  $P_2$  are in on case, associating  $Q_1$  to  $V_{DD}$  i.e.  $Q_1=1$




Figure 4. D Flip Flop (5T) utilizing Self Controllable Voltage Level Technique

**(B) PROCESS 2: CLK = 0(STANDBY MODE)**

$P_{SL1}$ ,  $N_{SL2}$  are  $P_{SL1}$  in  $N_{SL2}$  close case i.e. expose circuits.  $N_{SL1}$  is on, is in close case i.e. Expose circuits. Is start yet as it is utilized as drag-up nets it gives  $V_{DD}$  as the provide voltage for DFF. The droplet is direct result of immune description of NMOS when utilized as pull-up net. So additionally,  $P_{SL2}$  is start yet as it is utilized as drag-down net it gives restricted affirmative electric potential as opposed to land surface (0 volts). This essential field affirmative electric potential somewhat turns around predispositions the NMOS transistors of DFF and diminishes leakage strength[10] in standby mode. DFF's PMOS transistors leakage streng this decreased; in view of they are related to essential provide in standby mode.

**3. SIMULATION RESULT FOR DFF UTILIZING SELF CONTROLLABLE VOLTAGE LEVEL TECHNIQUE**

The simplified output wave form of the DFF utilizing **Self Control Label Voltage Level Technique** is as showed up in high. For designing the circular path we utilized Cadence virtuoso tool. Utilizing simplified from analog library of cadence tools. We can draw the simplified chart of the circular path this section, the results of SVL technique using type d flip flop are calculated. Figure.6 shows the Transient Response of d flip flop.




Figure.6. Input and Output of D-Flip-Flop

### 3.1. Power Analysis




Figure 6 Power Comparison at Various Voltage Supplies

Power is the mix of voltage and current in a circuit. Remember that voltage is the specific task per unit charge, although current is the estimate at which electric charges travel with the help of a conductor. By changing the power supply voltage in the circuit, we saw what we get. Increasing the voltage supply of the power is still increasing, as shown in figure 6. If the power supply voltage is 0.7, we get 1.664. Similarly, at 0.8 and 0.9, the power we get is 2.165, 2.165. Power supply voltage is larger and as we continue to grow the same.

### 4. COMPRESSION RESULT

This section compares the result of D flip flop using SVL technique

S. No.	Parameter	Supply Voltage (0.7)	Supply Voltage (0.8)	Supply Voltage (0.9)
1.	Power (nw)	1.664	2.165	2.798
2.	Leakage voltage (mv)	452.7	543.0	632.0
3.	Leakage current (pA)	199.1	239.7	275.5

### 5. CONCLUSION

The planned designs of DFF expend lesser power for its process. The leakage power is little differentiated from actual design.

Arrangement structure utilizes fewer number of CLK transistors, therefore gives fewer progressive power usage. In this paper we have to design d flip flop utilizing self voltage level technique. I have compared the parameters of D Flip Flop like power, leakage voltage and leakage current by taking different voltage levels. Power, leakage voltage and leakage current are increasing when we increase the supply voltage. Using cadence results were simulated.

### 6. ACKNOWLEDGEMENT

This work was supported by ITM University, Gwalior in collaboration with Cadence Design System, Bangalore.

### REFERENCES:

- [1] Pooja Joshi; Saurabh Khandelwal; Shyam Akashe, "Implementation of Low Power Flip Flop Design in Nanometer Regime," 2015 Fifth International Conference on Advanced Computing & Communication Technologies, pp: 252 – 256, 2015.
- [2] G. Sushma; V. Ramesh, "Low Power High Speed D Flip Flop Design using Improved SVL Technique," 2016 International Conference on Recent Trends in Information Technology (ICRTIT), pp: 1 – 5, 2016
- [3] Maximilien Glorieux; Sylvain Clerc; Gilles Gasiot; Jean-Luc Autran; Philippe Roche, "New D-Flip-Flop Design in 65 nm CMOS for Improved SEU and Low Power Overhead at System Level," IEEE Transactions on Nuclear Science, Volume: 60, Issue: 6, pp: 4381 – 4386, 2013.
- [4] Paanshul Dobriyal; Karna Sharma; Manan Sethi; Geetanjali Sharma, "A High Performance D-Flip Flop Design with Low Power Clocking System using MTCMOS

- Technique,”2013 3rd IEEE International Advance Computing Conference (IACC), pp: 1524 – 1528,2013.
- [5] Can Sitik; Leo Filippini; Emre Salman; Baris Taskin, “High Performance Low Swing Clock Tree Synthesis with Custom D Flip-Flop Design,”2014 IEEE Computer Society Annual Symposium on VLSI, pp: 498 – 503,2014.
- [6] Liaqat Moideen Parakundil; N. Saraswathi, “Low Power Pulse Triggered D-Flip Flops Using MTCMOS and Self-Controllable Voltage Level Circuit,”2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies, pp: 517 – 521,2014.
- [7] S. Akashe and R.Bahal, “Modelling and Estimation of Total Leakage Current in Nanoscaled 7T SRAM Cell Considering the Effect of Parameter Variation,” International Journal of Engineering Research and Applications, vol. 2,Jan-Feb 2012.
- [8] Nikil saxena and Sonal Soni, “Leakage Current Reduction in CMOS Circuits Using Stacking Effect,” International Journal of Application and Innovation in Engineering and Management, volume 2, issue11, 2013.
- [9] H. Jiang; H. Zhang; D. R. Ball; L. W. Massengill; B. L. Bhuvu; T. R. Assis; B. Narasimham, “SE Performance of a Schmitt-Trigger-Based DFlip- Flop Design in a 16-nm Bulk FinFET CMOS Process,”2016 IEEE International Reliability Physics Symposium (IRPS),pp: 3B-2-1 - 3B-2-6,2016.
- [10] CH. Ashok Babu, J.V.R. Ravindra and K. Lal Kishore “A Novel Circuit Level Leakage Power Reduction Technique for Ultra Low Power and High Speed VLSI circuits,” International Journal of Communication Engineering Applications, vol.3, pp. 508-514, Aug-Dec 2012.